## BEST AVAILABLE COP

## In the Claims

26

This listing of claims will replace all prior versions and listings of claims in the application:

1 1. (Currently Amended) A data processing apparatus comprising: 2 a register file comprising a plurality of registers, each of said plurality of registers having a corresponding register number; 3 a first functional unit group connected to said register file 4 and including a plurality of first functional units each having an 5 output and further including an output multiplexer having a 6 7 plurality of inputs receiving respective outputs of said first functional units and an output, said first functional unit group 8 9 responsive to an instruction to 10 receive data from one of said plurality of registers 11 corresponding to an instruction-specified first operand 12 register number at an operand input, 13 operate on said received data employing an instruction-14 specified one of said first functional units, and 15 select said output of said instruction-specified one of 16 said first functional units via said output multiplexer, and output data from said output of said output multiplexer to 17 one of said plurality of registers corresponding to an 18 instruction-specified first destination register number from an 19 20 output; 21 a second functional unit group connected to said register file and including a plurality of second functional units each having an 22 output and further including an output multiplexer having a 23 plurality of inputs receiving respective outputs of said second 24 functional units and an output, said second functional unit group 25

responsive to an instruction to

receive data from one of said plurality of registers corresponding to an instruction-specified second operand register number at an operand input,

28

29

30

31

32

33

34

35 36

37

38

39

40

41 42

43 44

45

46

47

48 49

50

51

52

53

54 55

56

57

operate on said received data employing an instructionspecified one of said second functional units, and

select said output of said instruction-specified one of said second functional units via said output multiplexer, and output data from said output of said output multiplexer to one of said plurality of registers corresponding to an instruction-specified second destination register number from an output;

a first comparator receiving an indication of said first operand register number of a current instruction and an indication of said second destination register number of an immediately preceding instruction, said first comparator indicating whether said first operand register number of said current instruction matches said second destination register number of said immediately preceding instruction; and

a first register file bypass multiplexer connected to said register file, said first functional unit group, said second functional unit group and said first comparator, said first register file bypass multiplexer having a first input receiving data from said register corresponding to said first operand register number of said current instruction, a second input connected to said output of said second functional unit group and an output supplying an operand to said operand input of said first functional unit group, said first multiplexer selecting said data from said register corresponding to said first operand number of said current instruction if said first comparator fails to indicate a match and selecting said output of said second functional unit group if said first comparator indicates a match;

said first functional units of said first functional unit 59 group and said second functional units of said second functional unit group selected whereby functions often executed simultaneously 60 within the same instruction cycle have corresponding functional 61 units placed in different functional unit groups and functions 62 which are not often executed together within the same instruction 63 64 cycle have corresponding functional units placed in the same functional unit group. 65

(Previously Presented) The data processing apparatus of 1 2 claim 1, wherein said register file, said first functional unit group, said second functional unit group, said first comparator and said first register file bypass multiplexer operate according to an instruction pipeline comprising:

3

4

5

- 6 a first pipeline stage consisting of a register read operation from said register file to provide operands for a selected 7 functional unit of said first and second functional unit groups and 8 a first half of operation of said selected functional unit of said 9 10 first and said second functional unit groups, and
- 11 a second pipeline stage consisting of a second half of operation of said selected functional unit of said first and said 12 13 second functional unit groups and a register write operation to 14 said register file of results of operation of said selected functional unit of said first and second functional unit groups, . 15
- 16 wherein the sum of the time of said register read operation and said register write operation equals approximately the sum of 17 the time of said first and second halves of operation of a slowest 18 of said functional units of said first and second functional unit 19 20 groups.
- (Previously Presented) The data processing apparatus of 1 claim 1, further comprising an output register having an input 2

3 connected to said output of said second functional unit group and
4 an output connected to said register file for temporarily storing
5 said output of said second functional unit group prior to storing
6 in said register corresponding to said second destination register
7 number,

wherein said first comparator further receives an indication of said second destination register number of a second preceding instruction, said first comparator further indicating whether said first operand register number of said current instruction matches said second destination register number of said second preceding instruction, and

wherein said multiplexer further has a third input connected to said output register output, said multiplexer selecting said output register output if said first comparator indicates a match.

#### 4. (Canceled)

- 1 (Previously Presented) The data processing apparatus of claim 1, said first comparator further receiving an indication of 2 said first destination register of said immediately preceding 3 instruction, said first comparator further indicating whether said 4 first operand register number of said current instruction matches 5 6 said first destination register number of said immediately preceding instruction, said first multiplexer further having a 7 third input connected to said output of said first functional unit 8 group, and said first multiplexer selecting said output of said 9 first functional unit group if said first comparator indicates a 10 11 match.
- 6. (Previously Presented) The data processing apparatus of claim 1, said first functional unit group further responsive to an instruction to receive data from one of said plurality of registers

Corresponding to an instruction-specified third operand register

5 number at an operand input,

said apparatus further comprising:

a second comparator receiving an indication of said third operand register number of a current instruction and an indication of said second destination register number of said immediately preceding instruction, said second comparator indicating whether said third operand register number of said current instruction matches said second destination register number of said immediately preceding instruction; and

a second register file bypass multiplexer connected to said register file, said first functional unit group, said second functional unit group and said second comparator, said second register file bypass multiplexer having a first input receiving data from said register corresponding to said third operand register number of said current instruction, a second input connected to said output of said second functional unit group and an output supplying an operand to said operand input of said first functional unit group, said second multiplexer selecting said data from said register corresponding to said third operand number of said current instruction if said second comparator fails to indicate a match and selecting said output of said second functional unit group if said second comparator indicates a match.

7. (Previously Presented) The data processing apparatus of claim 6, said first comparator further receiving an indication of said first destination register of said immediately preceding instruction, said first comparator further indicating whether said first operand register number of said current instruction matches said first destination register number of said immediately preceding instruction, said first multiplexer further having a third input connected to said output of said first functional unit

group, said first multiplexer selecting said output of said first 10 functional unit group if said first comparator indicates a match, 11 said second comparator further receiving an indication of said 12 destination immediately preceding register of said 13 instruction, said second comparator further indicating whether said third operand register number of said current instruction matches 14 said first destination register number of said immediately 15 16 preceding instruction, said second multiplexer further having a 17 third input connected to said output of said first functional unit group, and said second multiplexer selecting said output of said 18 19 first functional unit group if said second comparator indicates a 20 match.

8. (Currently Amended) The data processing apparatus of claim 1, further comprising:

1 2

3

4

5

6 7

8

10

11

12

13

14

15

16

17

18

19

a second comparator receiving an indication of said second operand register number of a current instruction and an indication of said second destination register number of an immediately preceding instruction, said second comparator indicating whether said second operand register number of said current instruction matches said second destination register number of said immediately preceding instruction; and

a second register file bypass multiplexer connected to said register file, said first functional unit group, said second functional unit group and said second comparator, said second register file bypass multiplexer having a first input receiving data from said register corresponding to said second operand register number of said current instruction, a second input connected to said output of said second functional unit group and an output supplying an operand to said operand input of said second functional unit group, said second multiplexer selecting said data from said register corresponding to said second operand number of

- 20 said current instruction if said second comparator fails to
  - 21 indicate a match and selecting said output of said second
  - 22 functional unit group if said second comparator indicates a match.
  - 9. (Previously Presented) The data processing apparatus of
  - 2 claim 8, said second comparator further receiving an indication of
  - 3 said first destination register number of an immediately preceding
  - 4 instruction, said second comparator indicating whether said second
  - 5 operand register number of said current instruction matches said
  - 6 first destination register number of said immediately preceding
  - 7 instruction, said second multiplexer further having a third input
  - 8 connected to said output of said first functional unit group, and
  - 9 said second multiplexer further selecting said output of said first
  - 10 functional unit group if said second comparator indicates a match.

#### 10. (Canceled)

- 1 11. (Currently Amended) A data processing apparatus 2 comprising:
- a first register file comprising a plurality of registers, each of said plurality of registers having a corresponding register number:
- a second register file comprising a plurality of registers, each of said plurality of registers having a corresponding register number;
- 9 a first functional unit group including an input connected to
- said first and second register files, an output connected to said
- 11 first register file, and a plurality of first functional units each
- 12 having an output, and an output multiplexer having a plurality of
- 13 <u>inputs receiving respective outputs of said first functional units</u>
- 14 and an output, said first functional unit group responsive to an
- 15 instruction to

16 receive data from one of said plurality of registers in 17 said first and second register files corresponding to an 18 instruction-specified first operand register number at an 19 operand input, 20 operate on said received data employing an instruction-21 specified one of said first functional units, and 22 select said output of said instruction-specified one of said first functional units via said output multiplexer, and 23 24 output data from said output of said output multiplexer to 25 one of said plurality of registers in said first register file 26 corresponding to an instruction-specified first destination 27 register number from an output; 28 a second functional unit group including an input connected to 29 said first and second register files, an output connected to said 30

a second functional unit group including an input connected to said first and second register files, an output connected to said second register file, and a plurality of second functional units each having an output, and an output multiplexer having a plurality of inputs receiving respective outputs of said second functional units and an output, said second functional unit group responsive to an instruction to

31

32

33 34

35

36

37

38

39

40

41

42 43

44

45

46

receive data from one of said plurality of registers in said first and second register files corresponding to an instruction-specified second operand register number at an operand input,

operate on said received data employing an instructionspecified one of said second functional units, and

select said output of said instruction-specified one of said second functional units via said output multiplexer, and output data from said output of said output multiplexer to one of said plurality of registers in said second register file corresponding to an instruction-specified second destination register number from an output; and

47 a first crosspath connecting said second register file to said
48 first functional unit group comprising

49

50

51 52

53 54

55

56 57

58

59 60

61 62

63 64

65

66

67

68

69

70

71

72

73

74

75

76 77

78

a first crosspath comparator, wherein, if said first operand register is in said second register file, said comparator receives an indication of said first operand register number of a current instruction and an indication of said second destination register number of a preceding instruction, and said first crosspath comparator indicates whether said first operand register number of said current instruction matches said second destination register number of said preceding instruction, and

a first crosspath multiplexer connected to said second register file, said first functional unit group, said second functional unit group and said first crosspath comparator, said first crosspath multiplexer having a first receiving data from said register corresponding to said first operand register number of said current instruction, a second input connected to said output of said second functional unit group and an output supplying an operand to said operand input of said first functional unit group, wherein, if said first operand register is in said second register file, said first crosspath multiplexer selects said data from said register corresponding to said first operand number of said current instruction if said first crosspath comparator fails to indicate a match and selects said output of said second functional unit group if said first crosspath comparator indicates a match:

said first functional units of said first functional unit group and said second functional units of said second functional unit group selected whereby functions often executed simultaneously within the same instruction cycle have corresponding functional units placed in different functional unit groups and functions

- 79 which are not often executed together within the same instruction
  - 80 cycle have corresponding functional units placed in the same
  - 81 functional unit group.

#### 12 to 17. (Canceled)

- 1 18. (Previously Presented) The data processing apparatus of 2 claim 2, wherein:
- each first functional unit of said first functional unit group and each second functional unit of said second functional unit group includes a pipeline latch in the middle for latching a logical state of said functional unit between said first pipeline stage and said second pipeline stage.

#### 19. (Canceled)

6 .7

8

9

10

11

12

- 20. (New) The data processing apparatus of claim 11, wherein said first register file, said second register file, said first functional unit group, said second functional unit group, said first crosspath comparator and said first crosspath multiplexer operate according to an instruction pipeline comprising:
  - a first pipeline stage consisting of a register read operation from said first register file to provide operands for a selected functional unit of said first functional unit group and from said second register file to provide operands for a selected functional unit of said second functional unit group, and a first half of operation of said selected functional unit of said first and said second functional unit groups, and
- a second pipeline stage consisting of a second half of operation of said selected functional unit of said first and said second functional unit groups and a register write operation to said first register file of results of operation of said selected

- 17 functional unit of said first functional unit group and to said
- 18 second register file of results of operation of said selected
- 19 functional unit of said second functional unit group,
- wherein the sum of the time of said register read operation
- 21 and said register write operation equals approximately the sum of
- 22 the time of said first and second halves of operation of a slowest
- 23 of said functional units of said first and second functional unit
- 24 groups.
- 1 21. (New) The data processing apparatus of claim 20, wherein:
- 2 each first functional unit of said first functional unit group
- 3 and each second functional unit of said second functional unit group
- 4 includes a pipeline latch in the middle for latching a logical state
- 5 of said functional unit between said first pipeline stage and said
- 6 second pipeline stage.
- 1 22. (New) The data processing apparatus of claim 11, further 2 comprising:
- 3 an output register having an input connected to said output of
- 4 said second functional unit group and an output connected to said
- 5 second register file for temporarily storing said output of said
- 6 second functional unit group prior to storing in said register of
- 7 said second register file corresponding to said second destination
- 8 register number:
- 9 wherein said first crosspath comparator further receives an
- 10 indication of said second destination register number of a second
- 11 preceding instruction, said first crosspath comparator further
- 12 indicating whether said first operand register number of said
- 13 current instruction matches said second destination register number
- 14 of said second preceding instruction; and
- wherein said first crosspath multiplexer further has a third
- 16 input connected to said output register output, said first

- 17 crosspath multiplexer selecting said output register output if said
  - 18 first crosspath comparator indicates a match.

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

2223

24

25 26

27

28

29

23. (New) The data processing apparatus of claim 11, wherein: said first functional unit group further responsive to an instruction to receive data from one of said plurality of registers corresponding to an instruction-specified third operand register number at an operand input;

said apparatus further comprising:

a second crosspath comparator receiving an indication of said third operand register number of a current instruction and an indication of said second destination register number of said immediately preceding instruction, said second crosspath comparator indicating whether said third operand register number of said current instruction matches said second destination register number of said immediately preceding instruction; and

a second crosspath multiplexer connected to said first register file, said second register file, said first functional unit group, said second functional unit group and said second crosspath comparator, said second crosspath multiplexer having a first input receiving data from said register corresponding to said third operand register number of said current instruction, a second input connected to said output of said second functional unit group and an output supplying an operand to said operand input of said first functional unit group, said second crosspath multiplexer selecting said data from said register corresponding to said third operand number of said current instruction if said second crosspath comparator fails to indicate a match and selecting said output of said second functional unit group if said second crosspath comparator indicates a match.

24. (New) The data processing apparatus of claim 23, wherein: said first crosspath comparator further receiving an indication of said first destination register of said immediately preceding instruction, said first crosspath comparator further indicating whether said first operand register number of said current instruction matches said first destination register number of said immediately preceding instruction, said first crosspath multiplexer further having a third input connected to said output of said first functional unit group, said first crosspath multiplexer selecting said output of said first functional unit group if said first crosspath comparator indicates a match;

said second crosspath comparator further receiving an indication of said first destination register of said immediately preceding instruction, said second crosspath comparator further indicating whether said third operand register number of said current instruction matches said first destination register number of said immediately preceding instruction, said second crosspath multiplexer further having a third input connected to said output of said first functional unit group, and said second crosspath multiplexer selecting said output of said first functional unit group if said second crosspath comparator indicates a match.

1 25. (New) The data processing apparatus of claim 11, further 2 comprising:

a second crosspath comparator receiving an indication of said second operand register number of a current instruction and an indication of said second destination register number of an immediately preceding instruction, said second crosspath comparator indicating whether said second operand register number of said current instruction matches said second destination register number of said immediately preceding instruction; and

10 a second crosspath multiplexer connected to said register file, said second register file, said first functional 11 12 unit group, said second functional unit group and said second 13 crosspath comparator, said second crosspath multiplexer having a first input receiving data from said register corresponding to said 14 15 second operand register number of said current instruction, a 16 second input connected to said output of said second functional 17 unit group and an output supplying an operand to said operand input 18 of said second functional unit group, said second crosspath 19 multiplexer selecting said data from said register corresponding to 20 said second operand number of said current instruction if said 21 second crosspath comparator fails to indicate a match and selecting said output of said second functional unit group if said second 22 23 crosspath comparator indicates a match.

26. (New) The data processing apparatus of claim 25, wherein: said second crosspath comparator further receiving an indication of said first destination register number of an immediately preceding instruction, said second crosspath comparator indicating whether said second operand register number of said current instruction matches said first destination register number of said immediately preceding instruction, said second crosspath multiplexer further having a third input connected to said output of said first functional unit group, and said second crosspath multiplexer further selecting said output of said first functional unit group if said second crosspath comparator indicates a match.

1 27. (New) A data processing apparatus comprising:

1

2

3

4

5

6 7

8

9 10

11

a register file comprising a plurality of registers, each of said plurality of registers having a corresponding register number; 4 a first functional unit group connected to said register file
5 and including a plurality of first functional units, said first
6 functional unit group responsive to an instruction to
7 receive data from one of said plurality of registers
8 corresponding to an instruction-specified first operand
9 register number at an operand input,

operate on said received data employing an instructionspecified one of said first functional units, and

output data to one of said plurality of registers corresponding to an instruction-specified first destination register number from an output;

a second functional unit group connected to said register file and including a plurality of second functional units, said second functional unit group responsive to an instruction to

receive data from one of said plurality of registers corresponding to an instruction-specified second operand register number at an operand input,

operate on said received data employing an instructionspecified one of said second functional units, and

output data to one of said plurality of registers corresponding to an instruction-specified second destination register number from an output;

a first comparator receiving an indication of said first operand register number of a current instruction and an indication of said second destination register number of an immediately preceding instruction, said first comparator indicating whether said first operand register number of said current instruction matches said second destination register number of said immediately preceding instruction; and

a first register file bypass multiplexer connected to said register file, said first functional unit group, said second functional unit group and said first comparator, said first 36 register file bypass multiplexer having a first input receiving data from said register corresponding to said first operand register number of said current instruction, a second input connected to said output of said second functional unit group and an output supplying an operand to said operand input of said first functional unit group, said first multiplexer selecting said data from said register corresponding to said first operand number of said current instruction if said first comparator fails to indicate a match and selecting said output of said second functional unit group if said first comparator indicates a match;

said first functional units of said first functional unit group and said second functional units of said second functional unit group selected whereby functions often executed simultaneously within the same instruction cycle have corresponding functional units placed in different functional unit groups and functions which are not often executed together within the same instruction cycle have corresponding functional units placed in the same functional unit group; and

wherein said register file, said first functional unit group, said second functional unit group, said first comparator and said first register file bypass multiplexer operate according to an instruction pipeline comprising:

a first pipeline stage consisting of a register read operation from said register file to provide operands for a selected functional unit of said first and second functional unit groups and a first half of operation of said selected functional unit of said first and said second functional unit groups, and

a second pipeline stage consisting of a second half of operation of said selected functional unit of said first and said second functional unit groups and a register write operation to said register file of results of operation of said selected functional unit of said first and second functional unit groups,

- wherein the sum of the time of said register read operation and said register write operation equals approximately the sum of the time of said first and second halves of operation of a slowest of said functional units of said first and second functional unit groups.
  - 28. (New) The data processing apparatus of claim 27, further comprising:

5

6

7

8

9

10

11

1213

an output register having an input connected to said output of said second functional unit group and an output connected to said register file for temporarily storing said output of said second functional unit group prior to storing in said register corresponding to said second destination register number;

wherein said first comparator further receives an indication of said second destination register number of a second preceding instruction, said first comparator further indicating whether said first operand register number of said current instruction matches said second destination register number of said second preceding instruction; and

wherein said multiplexer further has a third input connected to said output register output, said multiplexer selecting said output register output if said first comparator indicates a match.

. 1 (New) The data processing apparatus of claim 27, wherein: 2 said first comparator further receiving an indication of said 3 destination register of said immediately preceding instruction, said first comparator further indicating whether said 4 first operand register number of said current instruction matches 5 said first destination register number of said immediately 6 preceding instruction, said first multiplexer further having a 7 third input connected to said output of said first functional unit 9 group; and

- 10 said first multiplexer selecting said output of said first 11 functional unit group if said first comparator indicates a match.
  - 30. (New) The data processing apparatus of claim 27, said first functional unit group further responsive to an instruction to receive data from one of said plurality of registers corresponding to an instruction-specified third operand register number at an operand input, said apparatus further comprising:

7

8 9

10

11

12

- a second comparator receiving an indication of said third operand register number of a current instruction and an indication of said second destination register number of said immediately preceding instruction, said second comparator indicating whether said third operand register number of said current instruction matches said second destination register number of said immediately preceding instruction; and
- 13 a second register file bypass multiplexer connected to said register file, said first functional unit group, said second 14 functional unit group and said second comparator, said second 15 16 register file bypass multiplexer having a first input receiving 17 data from said register corresponding to said third operand register number of said current instruction, a second input 18 19 connected to said output of said second functional unit group and 20 an output supplying an operand to said operand input of said first 21 functional unit group, said second multiplexer selecting said data from said register corresponding to said third operand number of 22 said current instruction if said second comparator fails to 23 indicate a match and selecting said output of said second 24 functional unit group if said second comparator indicates a match. 25
- 1 31. (New) The data processing apparatus of claim 30, wherein:
  2 said first comparator further receiving an indication of said
  3 first destination register of said immediately preceding

- 4 instruction, said first comparator further indicating whether said
- 5 first operand register number of said current instruction matches
- 6 said first destination register number of said immediately
- 7 preceding instruction;
- 8 said first multiplexer further having a third input connected
- 9 to said output of said first functional unit group, said first
- 10 multiplexer selecting said output of said first functional unit
- 11 group if said first comparator indicates a match; and
- said second comparator further receiving an indication of said
- 13 first destination register of said immediately preceding
- 14 instruction, said second comparator further indicating whether said
- 15 third operand register number of said current instruction matches
- 16 said first destination register number of said immediately
- 17 preceding instruction, said second multiplexer further having a
- 18 third input connected to said output of said first functional unit
- 19 group, and said second multiplexer selecting said output of said
- 20 first functional unit group if said second comparator indicates a
- 21 match.
  - 1 32. (New) The data processing apparatus of claim 27, further 2 comprising:
  - 3 a second comparator receiving an indication of said second
  - 4 operand register number of a current instruction and an indication
- 5 of said second destination register number of an immediately
- 6 preceding instruction, said second comparator indicating whether
- 7 said second operand register number of said current instruction
- 8 matches said second destination register number of said immediately
- 9 preceding instruction; and
- a second register file bypass multiplexer connected to said
- 11 register file, said first functional unit group, said second
- 12 functional unit group and said second comparator, said second
- 13 register file bypass multiplexer having a first input receiving

- 14 data from said register corresponding to said second operand register number of said current instruction, a second input 15 16 connected to said output of said second functional unit group and 17 an output supplying an operand to said operand input of said second functional unit group, said second multiplexer selecting said data 18 19 from said register corresponding to said second operand number of 20 said current instruction if said second comparator fails to 21 indicate a match and selecting said output of said second functional unit group if said second comparator indicates a match. 22
  - 33. (New) The data processing apparatus of claim 32, wherein:
    said second comparator further receiving an indication of said
    first destination register number of an immediately preceding
    instruction, said second comparator indicating whether said second
    operand register number of said current instruction matches said
    first destination register number of said immediately preceding
    instruction; and
  - said second multiplexer further having a third input connected to said output of said first functional unit group, and said second multiplexer further selecting said output of said first functional unit group if said second comparator indicates a match.

3

4

5

34. (New) The data processing apparatus of claim 27, wherein: each first functional unit of said first functional unit group and each second functional unit of said second functional unit group includes a pipeline latch in the middle for latching a logical state of said functional unit between said first pipeline stage and said second pipeline stage.

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
□ OTHER•

### IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.